RENESAS

R1LP0408C-I Series

Wide Temperature Range Version 4 M SRAM (512-kword \times 8-bit)

REJ03C0067-0100Z Rev. 1.00 Aug.01.2003

Description

The R1LP0408C-I is a 4-Mbit static RAM organized 512-kword × 8-bit. R1LP0408C-I Series has realized higher density, higher performance and low power consumption by employing CMOS process technology (6-transistor memory cell). The R1LP0408C-I Series offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It has packaged in 32-pin SOP, 32-pin TSOP II.


Features

- Single 5 V supply: $5 V \pm 10\%$
- Access time: 55/70 ns (max)
- Power dissipation:
 - Active: 10 mW/MHz (typ)
 - Standby: 4 µW (typ)
- Completely static memory.
 - No clock or timing strobe required
- Equal access and cycle times
- Common data input and output.
 - Three state output
- Directly TTL compatible.
- All inputs and outputs
- Battery backup operation.
- Operating temperature: -40 to +85°C

Ordering Information

Type No.	Access time	Package
R1LP0408CSP-5SI	55 ns	525-mil 32-pin plastic SOP (32P2M-A)
R1LP0408CSP-7LI	70 ns	—
R1LP0408CSB-5SI	55 ns	400-mil 32-pin plastic TSOP II (32P3Y-H)
R1LP0408CSB-7LI	70 ns	—
R1LP0408CSC-5SI	55 ns	400-mil 32-pin plastic TSOP II reverse (32P3Y-J)
R1LP0408CSC-7LI	70 ns	—


Pin Arrangement



Pin Description

Pin name	Function
A0 to A18	Address input
I/O0 to I/O7	Data input/output
CS# (CS)	Chip select
OE# (OE)	Output enable
WE# (WE)	Write enable
V _{cc}	Power supply
V _{ss}	Ground

Block Diagram



Operation Table

WE#	CS#	OE#	Mode	V _{cc} current	I/O0 to I/O7	Ref. cycle
×	Н	×	Not selected	I _{SB} , I _{SB1}	High-Z	—
Н	L	Н	Output disable	I _{cc}	High-Z	_
Н	L	L	Read	I _{cc}	Dout	Read cycle
L	L	Н	Write	I _{cc}	Din	Write cycle (1)
L	L	L	Write	I _{cc}	Din	Write cycle (2)

Note: H: V_{H} , L: V_{L} , \times : V_{H} or V_{L}

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage relative to $V_{\mbox{\tiny SS}}$	V _{cc}	–0.5 to +7.0	V
Terminal voltage on any pin relative to V_{ss}	V _T	-0.5^{*1} to V _{cc} + 0.3 ^{*2}	V
Power dissipation	P _T	0.7	W
Operating temperature	Topr	-40 to +85	°C
Storage temperature range	Tstg	–65 to +150	°C
Storage temperature range under bias	Tbias	-40 to +85	°C

Notes: 1. V_{τ} min: -3.0 V for pulse half-width \leq 30 ns.

2. Maximum voltage is +7.0 V.

DC Operating Conditions

 $(Ta = -40 \text{ to } +85^{\circ}C)$

Parameter	Symbol	Min	Тур	Мах	Unit
Supply voltage	V _{cc}	4.5	5.0	5.5	V
	V _{ss}	0	0	0	V
Input high voltage	V _{IH}	2.2		V _{cc} + 0.3	V
Input low voltage	V _{IL}	-0.3 ^{*1}	_	0.8	V

Note: 1. V_{IL} min: -3.0 V for pulse half-width \leq 30 ns.

DC Characteristics

Parameter	Parameter		Min	Typ* ¹	Мах	Unit	Test conditions
Input leakage currer	it	I _{LI}	_	_	1	μA	$Vin = V_{ss} to V_{cc}$
Output leakage curre	ent	I _{lo}			1	μA	$CS\# = V_{H} \text{ or } OE\# = V_{H} \text{ or}$ $WE\# = V_{IL} \text{ or } V_{I/O} = V_{SS} \text{ to } V_{CC}$
Operating current		I _{cc}	—	1.5	3	mA	$CS\# = V_{IL},$ Others = V_{IH}/V_{IL} , $I_{IVO} = 0$ mA
Average operating current		I _{CC1}		8	25	mA	Min. cycle, duty = 100%, $CS\# = V_{IL}$, Others = V_{IH}/V_{IL} $I_{VO} = 0 \text{ mA}$
		I _{CC2}		2	5	mA	$\begin{array}{l} \mbox{Cycle time = 1 } \mu s, \\ \mbox{duty = 100\%}, \\ \mbox{I}_{_{VO}} = 0 \mbox{ mA}, \mbox{ CS\# \le 0.2 V}, \\ \mbox{V}_{_{IH}} \ge V_{_{CC}} - 0.2 \mbox{ V}, \mbox{V}_{_{IL}} \le 0.2 \mbox{ V} \end{array}$
Standby current		I _{SB}	_	0.1	0.5	mA	CS# = V _{IH}
Standby current	to +85°C	I _{SB1}	_	_	20* ²	μA	Vin \geq 0 V, CS# \geq V _{CC} – 0.2 V
			_	_	10* ³	μΑ	
	to +40°C	I _{SB1}	_	1.0* ²	10* ²	μΑ	
			_	1.0* ³	3* ³	μΑ	
	–20°C to +25°C	I _{SB1}	_	0.8* ²	10* ²	μA	-
			_	0.8* ³	3* ³	μA	-
Output low voltage		V _{OL}	—	—	0.4	V	I _{oL} = 2.1 mA
Output high voltage		$V_{\rm OH}$	2.4	_	—	V	I _{OH} = -1.0 mA
		V _{OH2}	2.6	_		V	I _{OH} = -0.1 mA

Notes: 1. Typical values are at V_{cc} = 5.0 V, Ta = +25°C and specified loading, and not guaranteed.

2. L version. (-7LI)

3. SL version. (-5SI)

Capacitance

 $(Ta = +25^{\circ}C, f = 1.0 \text{ MHz})$

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	Note
Input capacitance	Cin	_	_	8	pF	Vin = 0 V	1
Input/output capacitance	C _{I/O}		_	10	pF	$V_{I/O} = 0 V$	1

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics

(Ta = -40 to +85°C, V_{cc} = 5 V ± 10%, unless otherwise noted.)

Test Conditions

- Input pulse levels: $V_{IL} = 0.4 \text{ V}, V_{IH} = 2.4 \text{ V}$
- Input rise and fall time: 5 ns
- Input and output timing reference levels: 1.5 V
- Output load: 1 TTL Gate + C_L (50 pF) (R1LP0408C-5I)
 1 TTL Gate + C_L (100 pF) (R1LP0408C-7I) (Including scope and jig)

Read Cycle

		R1LP	R1LP0408C-I				
		-5		-7		_	
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	55		70		ns	
Address access time	t _{AA}	_	55	_	70	ns	
Chip select access time	t _{co}	_	55		70	ns	
Output enable to output valid	t _{oe}	_	25		35	ns	
Chip select to output in low-Z	t _{LZ}	10	_	10		ns	2
Output enable to output in low-Z	t _{oLZ}	5	_	5		ns	2
Chip deselect to output in high-Z	t _{HZ}	0	20	0	25	ns	1, 2
Output disable to output in high-Z	t _{oHZ}	0	20	0	25	ns	1, 2
Output hold from address change	t _{oH}	10		10		ns	

Write Cycle


		R1LP	0408C-I				
		-5		-7		_	
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	t _{wc}	55	_	70		ns	
Chip selection to end of write	t _{cw}	50	_	60		ns	4
Address setup time	t _{AS}	0		0		ns	5
Address valid to end of write	t _{AW}	50		60		ns	
Write pulse width	t _{wP}	40		50		ns	3, 12
Write recovery time	t _{wR}	0	_	0		ns	6
Write to output in high-Z	t _{wHZ}	0	20	0	25	ns	1, 2, 7
Data to write time overlap	t _{DW}	25	_	30	_	ns	
Data hold from write time	t _{DH}	0		0		ns	
Output active from end of write	t _{ow}	5		5		ns	2
Output disable to output in high-Z	t _{oHZ}	0	20	0	25	ns	1, 2, 7

Notes: 1. t_{HZ^3} t_{OHZ} and t_{WHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.


- 2. This parameter is sampled and not 100% tested.
- 3. A write occurs during the overlap (t_{wP}) of a low CS# and a low WE#. A write begins at the later transition of CS# going low or WE# going low. A write ends at the earlier transition of CS# going high or WE# going high. t_{wP} is measured from the beginning of write to the end of write.
- 4. t_{cw} is measured from CS# going low to the end of write.
- 5. t_{AS} is measured from the address valid to the beginning of write.
- 6. t_{WR} is measured from the earlier of WE# or CS# going high to the end of write cycle.
- 7. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
- 8. If the CS# low transition occurs simultaneously with the WE# low transition or after the WE# transition, the output remain in a high impedance state.
- 9. Dout is the same phase of the write data of this write cycle.
- 10. Dout is the read data of next address.
- 11. If CS# is low during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
- 12. In the write cycle with OE# low fixed, t_{WP} must satisfy the following equation to avoid a problem of data bus contention. $t_{WP} \ge t_{DW} \min + t_{WHZ} \max$


Timing Waveform

Read Timing Waveform (WE# = V_{IH})



Write Timing Waveform (1) (OE# Clock)





Write Timing Waveform (2) (OE# Low Fixed)

Low V_{cc} Data Retention Characteristics

 $(Ta = -40 \text{ to } +85^{\circ}C)$


Parameter		Symbol	Min	Typ*⁴	Max	Unit	Test conditions* ³
V_{cc} for data retention	on	$V_{\rm DR}$	2	_		V	$\text{CS\#} \geq \text{V}_{\text{CC}} - 0.2 \text{ V}, \text{ Vin} \geq 0 \text{ V}$
Data retention current	to +85°C	L *1 CCDR	—	—	20	μA	
		CCDR *2	—	_	10	-	_
	to +40°C	I _{CCDR} *1	—	1.0	10	μA	
		I CCDR *2	—	1.0	3	_	_
	–20°C to +25°C	I _{CCDR} *1		0.8	10	μA	
		I_CCDR ^{*2}		0.8	3		
Chip deselect to data retention time		t_{CDR}	0	_		ns	See retention waveform
Operation recovery	y time	t _R	t_{RC}^{*5}	_	_	ns	

Notes: 1. This characteristic is guaranteed only for L version.

- 2. This characteristic is guaranteed only for SL version.
- 3. CS# controls address buffer, WE# buffer, OE# buffer, and Din buffer. In data retention mode, Vin levels (address, WE#, OE#, I/O) can be in the high impedance state.
- 4. Typical values are at V $_{\rm CC}$ = 3.0 V, Ta = +25°C and specified loading, and not guaranteed.

5. t_{RC} = read cycle time.

Low $V_{\rm cc}$ Data Retention Timing Waveform (CS# Controlled)



RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation or summes no responsibility for any damage, or intringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained

- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.



http://www.renesas.com

Copyright © 2003. Renesas Technology Corporation, All rights reserved. Printed in Japan. Colophon 0.0



Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
1.00	Aug. 01, 2003	Initial issue		